Market Leaders Collaborate with Synopsys to Realize Gains of Generative...
Physical Planning and Timing Closure. Excellicon focus is on helping designer from early stages to ensure timing requirements are properly developed and verified prior to handoff to physical design implementation. Product portfolio is designed to ensure quickest and most efficient path to timing closure and reducing unnecessary iterations.
Over 20 years of chip design experience, designing complex SOCs in networking, communications, imaging, among others. Himanshu’s background and experience involving SOC realization resulted in publication of his book; “Advanced ASIC Chip Synthesis: Using Synopsys Design Complier and Primetime” as a practical guide to synthesis and static timing analysis. Prior to Excellicon, Himanshu served as an advisory board member of several EDA companies. His experience is crucial to ensuring development of tools fit for everyday design by front and back-end engineers and shaping the future direction of Excellicon.
Join our community of thousands of semiconductor professionals. Keep up to date with all latest news and activities. Don’t miss out!